home *** CD-ROM | disk | FTP | other *** search
- Path: charnel.ecst.csuchico.edu!chafey
- From: chafey@ecst.csuchico.edu (Chris Hafey)
- Newsgroups: comp.sys.m68k
- Subject: 68230 PIT Problems
- Date: 9 Apr 1996 23:14:21 GMT
- Organization: California State University, Chico
- Message-ID: <4ker0d$8tq@charnel.ecst.csuchico.edu>
- NNTP-Posting-Host: pandora.ecst.csuchico.edu
-
- I am building a 68k board with a 68230 PIT. The systems Ram, EEprom
- and Duart are working fine but the 68230 doesn't even return the same
- value written to its read/write registers. I am stumped and need some
- advice from those who have worked with this chip before. I have the
- address lines hooked up to Rs1-Rs5, the data lines hooked up to D0-D7,
- /dtack, /reset, R/W, /cs, clk, gnd and vcc. I figured I could leave
- H1-H4, PA0-PA7, PB0-PB7 not connected because I am working with the timer
- portion only. PC2/Tin is connected to the system clock (4 mhz), PC3/TIOUT
- is connected to the IRQ line, PC7/ TIACK is connected to the interrupts IACK.
- Is it ok to leave the Handshake (H) lines not connected? How about port a
- and port b lines? The H lines are pulled up internally so I figured it would
- be ok. The 68230 is giving correct bus signals (dtacking correctly, etc).
- If anyone can give me some help, please send email!
-
- Chris Hafey
-
-
-
- --
- chafey@ecst.csuchico.edu http://www.ecst.csuchico.edu/~chafey
- "One two buckle my shoe take care of me because I might be you"
-